



# Quantum Computing IC Die Level Test Solution at mK Temperature Environment



**Miki Takuji Ph.D.** – Associate Professor, Kobe University  
**Alan Liao** – Director, Probe BU Product Marketing  
**Phoenix Dai** – Sales Engineer, Emerging Growth BU

# Overview

- **Introduction: Global Quantum-Related Market Size & Ramp-up Applications**
- **Quantum IC Trend & Die Level Testing Challenge**
- **Kobe University Quantum IC Test Case**
- **FormFactor PQ500 Probe Socket – A Quantum IC Die Level Testing Solution**
  - **Probe to PAD Alignment (Room Temp to mK Temp)**
  - **DC Resistance Characterization between Room Temp and 4K Temp**
  - **Electrical Simulation with Cryogenic Temperature Material property**
  - **Data from Kobe University for PQ500 Product Validation**
- **Future Development Directions and Acknowledgements**



# Raising Quantum Computing Era

## Rapid Growth Market with 4 Key Applications

By 2030 Quantum Computing Market Size Estimated to be \$125B

36% CAGR 10 Years Projection

### TENTATIVE QUANTUM COMPUTING APPLICATIONS – ROADMAP



Credit: Yole intelligence report on Quantum Technologies, 2024


5<sup>th</sup> Annual SWTest Asia | Fukuoka, Japan, October 24 - 25, 2024

# Scale Quantum Computing Power with Advanced Packaging Technology – Demanding More Test?

## Quantum Computing + Advanced Packaging


- Increasing Quantum Computing Power
  - Couple application layers with quantum computing
    - Superconducting, Silicon Photonics etc...
  - Grow # of qubits by packaging multiple Quantum ICs
    - X3 expanding number of qubit
- Testing Quantum Computing ICs at the die level
  - Low yield, high packaging costs demand more test
  - Known good quantum ICs before packaging with others
  - Lower cost of test, real performance data, faster lead times

**Proprietary technology unlocked by 6+ years of fab-driven innovation**




21 patents pending and issued<sup>1</sup>  
Pictured: Rigetti modular, multi-chip quantum processor


**Superconducting caps**  
Developed 2015 - 2018  
Facilitates scaling and enhances performance<sup>2</sup>



**Superconducting TSVs**  
Developed 2016 - 2019  
Isolates on-chip components and maximizes performance<sup>3</sup>




**Interchip Coupling**  
Developed 2018 - 2021  
Interchip coupling enables fast gates and scaling qubit fabric across multiple chips<sup>4</sup>



**rigetti**

<sup>1</sup>US Patent 10,811,812; <sup>2</sup>US Patent 10,811,813; <sup>3</sup>US Patent 10,811,814; <sup>4</sup>US Patent 10,811,815



Q Algorithm  
Programming Paradigm & Languages  
Compiler  
Q Arithmetic Runtime  
Q Instruction Set Architecture  
Microarchitecture  
Quantum to Classical  
Quantum Chip

Bacon-Shar  
Color codes  
Surface code

Room temperature


Cryo temperature

Yole intelligence report on Quantum Technologies, 2024

Full-stack quantum computer (source QuTech)

2025  
Quantum parallelization of multi-chip quantum processors

Kookaburra  
4,158+ qubits




[IBM roadmap to quantum-centric supercomputers \(Updated 2024\)](#) | [IBM Quantum Computing Blog](#)


Wafer Test Coverage			
Die Yield	High	Zero	Some
	Low	Some	Lots
		Low	High
		Packaging Cost	

# Quantum IC Die Level Probing Challenges

## Alignment Challenges




Thermal Contraction



Optical Access

## Space Transformer Challenges




Fan Out



Space

## Material Challenges



Thermal Conduction



Magnetism



Superconductivity

## Testing Challenges



Limited Data



Low Temperature

# Kobe Case Application



- **Silicon quantum computer**

- **Scalable** : compatible with CMOS
- **Long coherence time**
- **Thermal stability** : >100 mK

- **Test requirements**

- **Deep cryogenic temperature** below 1 K
- **Short cooling time**
- **Numerous DC**
- **Up to 20 GHz RF**


300 K *Yoneda, Nat. Nano. 13, 2018*



**Challenge 1 :**  
**Analog circuits** for qubit control at **0.1 K - 4 K**  
- ADC/DAC, SW, etc.

**Challenge 2 :**  
**Multi-chip packaging technology** at **100 mK**  
- Interposer, bonding, ..


## FormFactor ADR Cryostat



- 10mm<sup>2</sup> chip
- 184-PAD
- 100-DC
- 17-RF

- 20 mK lowest
- 15h rapid cool

## PQ 500 Socket



# PQ500 Cryogenic Probe Socket

## Solution for Quantum IC Die Level Testing




### Overview of PQ500 Product and Benefits of Die Level Testing

A first-of-its-kind, cryostat-agnostic, high-density RF and DC socket interface

- Customized design to fit on FormFactor cryostat/DR or customer existing cryostat/DR
- Offer probing solution under mK cryogenic temperature environment
- Socket design option for magnetic field shielding
- World class Vertical MEMS Probe supports 150 um pitch pad/bump probing
- **Active alignment** feature ensure the solid contact to the PAD
- Easy operation – undock the socket while all RF connection remain the same
- Product validated under cryogenic temperature before shipment



### Benefits of using PQ500 test at die level

- Test and validate performance directly on silicon without post-dicing packaging
- Dramatically reduces time to data and shortens development cycles
- Enables high scalability for high volume manufacturing
- Offers flexibility in chip design with full grid probing




# Cryogenic Vertical MEMS Probe GC150


Probe model	GC150 Vertical MEMS Probe
Probe metallurgy option	Non-ferromagnetic
Probe tip dimension	25 $\mu\text{m}$ x 30 $\mu\text{m}$
Min. pad/bump pitch - grid array	150 $\mu\text{m}$ x 150 $\mu\text{m}$
Probe head deployment temperature	mK to 400 K
Signal type	DC and/or RF (<20 GHz)
Max. device size	50 mm x 50 mm
Compatible device pad material	Al, Au, Cu
Probe tip planarity	25-35 $\mu\text{m}$
Probe-to-pad/bump alignment precision	$\pm 12.5$ $\mu\text{m}$
Recommended overdrive	75-100 $\mu\text{m}$
Probe force within recommended overdrive	3 gforce
ISMI current carry capability	1.4 A



GC150 Insertion Loss GSG Config




GC150 Return Loss GSG Config






# Align Probe Tip To PAD


- **Custom finger design hold device sit on heat spreader surface**
  - Multiple adjustment features allow the heat spreader to move in the XY plane and rotate with micrometer-level accuracy
  - Aligning device pad to the scrub mark on grass
- **Scrub Mark from Room Temp to mK Temp**
  - Pad size 150  $\mu\text{m}$  x 150  $\mu\text{m}$
  - Probe Tip size 30  $\mu\text{m}$  x 25  $\mu\text{m}$
  - Initial alignment done at room temp
  - Probe tip scrub toward to center as temperature go down to 4K



Scrub Mark after Alignment  
RT  $\rightarrow$  4K  $\rightarrow$  RT



Scrub Mark after Testing  
RT  $\rightarrow$  mK  $\rightarrow$  RT





# Contact Resistance Characterization

## Room Temp vs. Cryogenic Temp



- Data Collected from Customer using PQ500 Test Socket with FormFactor IQ2000 Cryogenic Prober
- Device with 92 Channels: Resistance average drops ~3.8ohm, conductivity improves 65%
  - At room temp: measured resistance average ~5.8ohm
  - At 4K temp: measured resistance average ~2.0ohm
  - Resistance reduce at 4K temperature average ~3.8ohm

Contact Resistance Measurement Room Temp vs. 4K Temp





# PQ500 Electrical Performance Simulation

## Product Feasibility Analysis







## Final Design




# PQ500 Product Validation at Kobe

- Test setup



- Cryo Analog Circuits


- Diode characterization



- Cryo-ADC measurement


- Successful ADC operation at 4K

*Takahashi, SiQEW 2024*




- Cryo multi-chip packaging

*Taguchi, ECTC 2024*



- Cross section view after thermal cycle

- Successful Cu-Cu bond via TSVs



# Summary & Future Development Direction

- Quantum computing is a rapidly growing industry
- Demand for testing is rising due to challenging requirements
- Probing at the die level shortens time to data and provides real data on silicon performance
- The FormFactor PQ500 has demonstrated a quantum IC die-level test solution in a mK temperature environment with a 20 GHz test speed
- Ongoing efforts aim to improve probe tip-to-pad alignment robustness while continuing R&D on smaller pad/bump pitches and higher-speed testing

# Thank You for Your Support !

## Acknowledge to the personnel contribute to this project

**Makoto Nagata**  
Professor  
Kobe University

**Takuji Miki**  
Associate Professor  
Kobe University

**Phoenix Dai**  
Sales Engineer  
EGBU, FormFactor

**Michael Deming**  
Sr. Mechanical Engineer  
EGBU, FormFactor

**Chintan Panchal**  
Sr. Manager, Mechanical  
Design Engineering  
FormFactor

**Oscar Moreno**  
Sr Principal, Development  
Engineering  
FormFactor