

TEST VISION SYMPOSIUM

From Nanometer to Terahertz: Future Test Innovation Opportunities



Next Generation KGD Memory Test Achieved Wafer Level Speed Beyond 3GHz/6Gbps

Byeongseon Ko

SK hynix, Engineering Director

MJ Lee (Speaker)

FormFactor, Director Product Marketing, Probes BU



Agenda

Is Known Good Die/Stack Test Needed?

Advanced packaging complexity trend
KGSD Tester Insertion in HBM manufacturing flow

KGSD (known good stacked die) test requirements challenge probe card design

DRAM speed spec drives KGSD test speed requirement

FormFactor HFTAP Products

FormFactor HFTAP series for high-speed wafer testing

Probe Card solution for KGD (known good die) test

Probe card solution case study: KGS HBM2 and KGD LPDDR4


Electrical Performance Validation

Probe card design simulation & measurement vs. production test result


Feature Development Direction and Acknowledgement


Conclusion, feature development and acknowledgement

- **Increased Complexity of Advanced Packaging Requirements:**
 - Simple SoC → HBM to multiple SoC → multiple HBM
 - HBM DRAM stack increase
 - Bigger Package size
- **More Advanced Packaging is Required:**
 - Revenue Growth in CAGR ~8% (2018~2024)
 - Offers more features and computing power than individual IC package result into market growth
- **DRAM KGD, KGSD Test Help Reduce Risk and Cost on Advanced Packaging/HBM**
 - Higher complexity → lower yield
 - Higher complexity → higher packaging cost
 - Earlier defect detection help save package cost



HBM2 HBM2E HBM3
(Source: Status of the Advanced Packaging Industry 2019 report, Yole Développement, 2019)






	Choice 1 (Known Good Die Test)	Choice 2 (Known Good Stack Wafer Test)	Choice 3 (Known Good Stack Single Die Test)
Where to Test in the HBM Flow:	DRAM Wafer Sort	DRAM Wafer Post Stacking	DRAM Stack Die Post Dicing
Probing Interface:	Pad on DRAM Die	Sacrificial PAD in HBM Bump Array	HBM Micro-Bumps
Probe Card Technology:	DRAM HFTAP Probe Card	DRAM HFTAP Probe Card	Vertical MEMS Probe Card
Advantage:	Early in manufacturing process, bad die impact to HBM package loss is minimum matured probing recipe and process control	Known good stack result Relatively cost effective solution (high test efficiency and good enough coverage)	Full test coverage, truly known good stack
Challenges:	Wafer stack and interconnect yield management	Test strategy and DFT build to die design to get good enough coverage Probing recipe optimization for wafer stack and CTE management on composition material	HBM2 bump pitch and signal count challenge space transformer fan out (high cost) Probing recipe develop on single die stack handling

https://www.swtest.org/swtw_library/2017proc/PDF/S09_01_Nhin_SWTW2017R2.pdf


- **HBM Application Expands to Broader Market**
 - From Graphic to Server, AI, Automotive, HPC
- **HBM to HBM3 Performance Enhancement**
 - Faster data rate speed
 - Higher memory bandwidth
 - Wider temperature range
- **KGD Test Requirements, PC Challenges**
 - Probe Card speed requirement from 1.6GHz to >3GHz
 - Temperature range from -40~125C to -40~150C
 - Test efficiency to meet high volume production



Source: SK Hynix Presentation "An In-depth Study of High Bandwidth Memory"

	DDR4	LPDDR4(X)	GDDR6	HBM2	HBM2E (JEDEC)	HBM3 (TBD)
Data rate	3200Mbps	3200Mbps (up to 4266 Mbps)	14Gbps (up to 16Gbps)	2.4Gbps	2.8Gbps	> 3.2Gbps (TBD)
Pin count	x4/x8/x16	x16/ch (2ch per die)	x16/x32	x1024	x1024	x1024
Bandwidth	5.4GB/s	12.8(17)GB/s	56GB/s	307GB/s	358GB/s	>500GB/s
Density (per package)	4Gb/8Gb	8Gb/16Gb/24Gb/32Gb	8Gb/16Gb	4GB/8GB	8GB/16GB	8GB/16GB/24GB (TBD)

- **FormFactor has provided HFTAP product class K5, K8, K10, K16, K22**
 - HFTAP probecard enables wafer testing up to 4.2Gbps
- **FormFactor introduces K32 and K40 class**
 - To enable leading edge higher speed wafer test demand



FormFactor's HFTAP Probe card

Memory KGDS Speed Test Requirement vs. FFI Product Line


FFI Product Platform	FFI HFTAP Product Class	Clock (MHz)	Data Rate (Mbps)													
Matrix	K40	4267	8533													
		3733	7466													
Matrix	K32	3200	6400													
		2800	5600													
Matrix	K22	2134	4267													
		1867	3733													
Matrix	K16	1600	3200													
Matrix	K12	1339	2677													
Matrix	K10	1067	2133													
		933	1866													
Matrix, PH	K8	800	1600													
		667	1333													
Matrix, PH	K5	534	1067													
				2015	2016	2017	2018	2019	2020	2021	2022					

Timeline annotations: DDR3 (2015-2017), HBM2 (2016-2018), LPDDR4 (2016-2018), LPDDR4x (2017-2019), HBM2e (2018-2020), DDR5 (2019-2021), LPDDR5 (2020-2022), HBM3 (2021-2022).

*) HFTAP: High Frequency Test at Probe


• **KGSD HBM2 Probe Card**

- Max 64DUTs, 18TD, T11.2P (-40~150°C)
- Target Speed 3.2GHz
- Advantest T5503 HS2 H7-010508



• **KGD LPDDR4 Probe Card**

- Max 128DUTs, 45TD, T11.2P (-40~150°C)
- Target Speed 3.2GHz
- Advantest T5503 HS2 H7-010569



Both Probe Card Solution Achieve Highest DUT Parallelism and Speed Requirement (>3GHz), T11.2P Offers Wide Temperature Range

Probe Card Design Experience: Design & Actual Correlated




Insertion Loss

Return Loss




Eye-Diagram


Assume 50ohm on die termination
Perfect Input Signal

Design Simulation





Outgoing Measurement






- **SHM00 Plot from Tester on TCK vs. TAC Pin at 105°C Test**
 - LPDDR4 KGD test target spec 4.266Gbps (~2.2GHz)
 - Maximum test speed run up to 6.061Gbps (~3.0GHz)
 - Test pattern total # of transition >1632 times
 - Test pattern considered ISI (inter symbol interference)
- **Conclusion:**
 - From 2GHz speed to 3 GHz speed test all patterns passed enough timing margin
 - From 2GHz to 3 GHz, probe card degradation within 25ps only. Exceeds expectation.
 - FFI K32 probe card proven works beyond 3GHz speed test

D-Eye (VRE_OUT vs. TAC) SHMOO
Data Rate 6 Gbps and 4.266Gbps





Perfect Input Signal




measurement	Summary
Level1	0.984
Level0	0.016
Height	0.632
Width	1.269E-10

Tester Input Signal
Simulation 3.2GHz




measurement	Summary
Level1	0.450
Level0	0.067
Height	0.216
Width	1.219E-10

Probe Card Output
Simulation 3.2GHz



D-Eye SHMOO from Test Floor
3.0GHz Data Rate Test Pattern

- FFI simulation considered tester and probe card signal degradation
- Simulation considers ideal case (no crosstalk noise and power/GND noise)
- Simulation shows 43% eye height, confirmed by SHMOO plot and test floor data, performance reach 90~95% to the simulation result.
- Both simulation and actual test result show FFI K32 probe card capable for >3GHz test speed, correlate between design simulation and test result



M1: PCB design with Advanced Design Rule

M2: PCB design with HFTAP K32 Design Rule

• **FFI PCB Design Measurement Result Show There is Path for Probe Card Support >5GHz KGSD Test Requirement**

- Multiple signal channel PCB only simulation
- With advanced design rule (for HFTAP K40 and K50 product)
- Existing tester configuration
- With PCB high speed material and manufacturing rule
- -3dB bandwidth improve by 1.9Ghz

- **KGD, KGSD Test Demand Increase along with Advanced Packaging**
- **KGSD Test Requirements Continue to Challenge Probe Card Technology**
 - Test speed requirement continues to increase (from 800MHz to 3.2GHz)
 - KGD, KGSD test requires better test efficiency to reduce cost and support higher volume
 - FormFactor HFTAP probe card now supports K32, K40 with 128 DUT (max).
- **Acknowledgment**
 - Mr. Byeongseon Ko (SK hynix): worked with FFI provided production test data
 - Mr. Alan Liao (FFI): provided materials for this presentation
 - Mr. Jim Tseng (FFI): provided simulation & measurement data for this presentation

Thank you